

**Platform : CFL\_H+N17E-G1**

## PAGE CONTENT

- |                                  |                               |
|----------------------------------|-------------------------------|
| 1. INDEX                         | 40. VCC SW                    |
| 2. SYSTEM BLOCK DIAGRAM          | 41. +1.2VS/+2.5VS             |
| 3. POWER DIAGRAM & SEQUENCE      | 42. VCCGT / VCORE             |
| 4. GPIO & Power Consumption      | 43. VCCSA                     |
| 5. CPU SKL-H : DDR4 CH-A         | 44. TP/LED/WEBCAM/USB         |
| 6. CPU SKL-H : DDR4 CH-B         | 45. Intel Lan(I217)           |
| 7. CPU SKL-H : PEG/DMI           | 46. GFX-PCIE                  |
| 8. CPU SKL-H : DDI/EDP           | 47. FrameBuffer A             |
| 9. CPU SKL-H : MISC/CLK/JTAG/CF  | 48. FrameBuffer A_VRAM        |
| 10. CPU SKL-H : GND              | 49. FrameBuffer A_VRAM        |
| 11. CPU SKL-H : VCC              | 50. Frame Buffer B            |
| 12. CPU SKL-H : VCCGT/VCCGT_X    | 51. Frame Buffer B-VRAM       |
| 13. CPU SKL-H : VCCSA/VCCIO/VDDQ | 52. Frame Buffer B-VRAM       |
| 14. CPU SKL-H : VCCOPC/RSVD      | 53. PEX_VDD/3V3_ON            |
| 15. CPU SKL-H : RSVD             | 54. GFX NVDD FBVDDQ_MEM       |
| 16. PCH SKL-H : SPI              | 55. Decoupling capacitor      |
| 17. PCH SKL-H : DMI/PCIE/USB     | 56. Unused IPFA_B_C_D_E_F     |
| 18. PCH SKL-H : SATA/PCIE        | 57. BIOS,XTAL ,External SS ,M |
| 19. PCH SKL-H : AUDIO/SMBUS/JTAG | 58. GPIO, Thermal Sensor, I2C |
| 20. PCH SKL-H : DDI CONTROL      | 59. STRAP                     |
| 21. PCH SKL-H : USB3/LPC         | 60. SV3H612V 3D VOL           |
| 22. PCH SKL-H : CLK              | 61. change list1              |
| 23. PCH SKL-H : POWER            | 62. change list2              |
| 24. PCH SKL-H : GSP/UART/I2C     | 63. change list3              |
| 25. PCH SKL-H : GND/RSVD         |                               |
| 26. DDR4 SODIMM-A                |                               |
| 27. DDR4 SODIMM-B                |                               |
| 28. EDP                          |                               |
| 29. HDMI                         |                               |
| 30. EC IT8528E/BIOS/KB CONN      |                               |
| 31. PSW/HIGH-SPEED               |                               |
| 32. HDD/ODD /MINI CARD           |                               |
| 33. LAN RTL8118AG                |                               |
| 34. CODEC(ALC269Q)/INT MIC/SPKR  |                               |
| 35. EXT_MIC/USB/FAN/G-sen        |                               |
| 36. BATT IN/CHARGER(OZ8690)      |                               |
| 37. DC IN/TPM/D-Resis/HOLE       |                               |
| 38. +5VA/+3.3VA                  |                               |
| 39. +1.0VA_PCH/VCCIO             |                               |


## M/B Schematic Version Change List

[illegible]


## Daughter Board Schematic Version Change List

[illegible]


## SYSTEM BLOCK DIAGRAM



## POWER ON SEQUENCE



Vinafix.com



G5KN

ITE8528 GPIO	Default Pull/Mode
GPA0 PWR KB GREEN	UP / GPIO
GPA1 P/P LED PWR	UP / GPIO
GPA2 PWR KB BLUE	UP / GPIO
GPA3 PWR KB RED	UP / GPIO
GPA4 PID_1_CHG_R_LED	UP / GPIO
GPA5 PID_2_PWR_LED	UP / GPIO
GPA6 ME KB LED	UP / GPIO
GPA7 Board ID	UP / GPIO
GPB0 PM_SLP_S3#	UP / GP1
GPB1 PM_SLP_S3#	UP / GP1
GPB2 GPU_Adaptor_In	DN / GP1
GPB3 BAT_SMBCLK	Z / GP1
GPB4 BAT_SMBDAT	Z / GP1
GPB5 H_A2UGATE	Z / GPIO
GPB6 H_PCHIN#	UP / GP1
GPB7 SAFTY_PROTECT	DN / GP1
GPC0 LAN_PWR	DN / GP1
GPC1 SMBCLK_EC	Z / GP1
GPC2 SMBDAT_EC	Z / GP1
GPC3 SENBAT_V	DN / GPIO
GPC4 FAN_enable#0	DN / GPIO
GPC5 SYS_PWRCK	DN / GPIO
GPC6 Boost_FAN_EN1	DN / GPIO
GPC7 +1.2VS_ON	UP / GPIO
GPC0 ADAP_IN	UP / GP1
GPC1 PWRBTN#	UP / GPIO
GPC2 FLT_RST#	UP / GP1
GPC3 HMMT_HPD	UP / GP1
GPC4 EC_EXTSMI#	UP / GP1
GPC5 ME_WE#	UP / GPIO
GPC6 FAN0_detect	DN / GPIO
GPC7 FAN1_detect	DN / GPIO
GPC0 LID#	DN / GP1
GPC1 EG_DA	
GPC2 EG_Cycle_start	
GPC3 EG_CLK	
GPC4 PWRSW	UP / GP1
GPC5 LVDS_VIN	DN / GPIO
GPC6 WLAN_ON	DN / GPIO
GPC7 AMP_MUTE#	UP / GPIO
GPC0 PANEL_VCC	UP / GPIO
GPC1 PCH_PWRCK	UP / GP1
GPC2 BT_ON	UP / GPIO
GPC3 Q_key#	UP / GP1
GPC4 TP_CLK	UP / GP1
GPC5 TP_DATA	UP / GP1
GPC6 EC_PECI	UP / GP1
GPC7 RUN_ON	UP / GP1
GPC0 PANEL_3.3V_ON	Z / GPIO
GPC1 Reserved for AC remon	DN/GPIO/ID7
GPC2 CPUCORE_ON	Z / GPIO
GPC6 WEBCAM_ON	Z / GPIO
GPC0 PM_CLKRUN#	DN/GP1/ID0
GPC1 PCH_BL_EN	DN/GPIO/ID1
GPC2 ID_DET	DN/GP1/ID2
GPC3 DGPU_EN_EC_Keep	DN/GP1/ID3
GPC4 Dgpu_RST_EC#	DN/GP1/ID4
GPC5 HYB_ON#	DN/GP1/ID5
GPC6 Clear_CMOS	DN/GP1/ID6
GP10 Boost_FAN_EN	/GPIO/5
GP11 PANEL_DETECT	/GPIO/5
GP12 PCIE_WAKE#	/GPIO/5
GP13 FAN_enable1	/GPIO/5
GP14 BAT_I	/GPIO/5
GP15 BATT_TEMP	/GPIO/5
GP16 Iadapter_I_bat	/GPIO/5
GP17 BAT_V	/GPIO/5
GP20 EC_BL_ON	/GPIO/5
GP21 EC_PROCHOT	/GPIO/5
GP22 FAN_CTRL0	/GPIO/5
GP23 BATT_VA_OFF#	/GPIO/5
GP24 FAN_CTRL1	/GPIO/5
GP25 CHG_REF	/GPIO/5
GP20 LFC_AD0	/GPIO/5
GP21 LFC_AD1	/GPIO/5
GP22 LFC_AD2	/GPIO/5
GP23 LFC_AD3	/GPIO/5
GP24 CLK_EC_LPC	/GPIO/5
GP25 LPC_FRAME#	/GPIO/5
GP26 INT_SERIRQ	/GPIO/5


EXT EC


ITE8302 GPIO	Default Pull/Mode
GPIO4 EXT_WIFI_ON	UP / GPIO
GPIO5 EC_OVERT_NVDD#	UP / GPIO
GPIO7 Dgpu_RST_EC_Keep	UP / GPIO
GPIO9 SUS_ON	UP / GPIO
GPIO11 CTL3	UP / GPIO
GPIO13 CTL2	UP / GPIO
GPIO18 EXT_Q_key0	UP / GPIO
GPIO20 EXT_Q_key1	UP / GPIO
GPIO22 PWR_USB#	UP / GP1
GPIO24 +1.2VS_ON	UP / GP1
GPIO26 LID1#	DN / GP1
GPIO27 Dgpu_RST_EC#	Z / GP1
GPIO29 PM_RSMRST#	Z / GP1
GPIO31 DGPU_EN_EC_Keep	Z / GPIO
GPIO33 DGPU_EN_EC	UP / GP1
GPIO35 Clear_CMOS	DN / GP1

G15KN

ITE8528 GPIO	Default Pull/Mode
GPA0 PWR KB GREEN	UP / GPIO
GPA1 P/P LED PWR	UP / GPIO
GPA2 PWR KB BLUE	UP / GPIO
GPA3 PWR KB RED	UP / GPIO
GPA4 PID_1_CHG_R_LED	UP / GPIO
GPA5 PID_2_PWR_LED	UP / GPIO
GPA6 PM_RSMRST#	UP / GPIO
GPA7 Board ID	UP / GPIO
GPB0 PM_SLP_S3#	UP / GP1
GPB1 PM_SLP_S3#	UP / GP1
GPB2 GPU_Adaptor_In	DN / GP1
GPB3 BAT_SMBCLK	Z / GP1
GPB4 BAT_SMBDAT	Z / GP1
GPB5 H_A2UGATE	Z / GPIO
GPB6 H_PCHIN#	UP / GP1
GPB7 SAFTY_PROTECT	DN / GP1
GPC0 LAN_PWR	DN / GP1
GPC1 SMBCLK_EC	Z / GP1
GPC2 SMBDAT_EC	Z / GP1
GPC3 SENBAT_V	DN / GPIO
GPC4 FAN_enable#0	DN / GPIO
GPC5 SYS_PWRCK	DN / GPIO
GPC6 Boost_FAN_EN1	DN / GPIO
GPC7 +2.5VS_ON	UP / GPIO
GPC0 ADAP_IN	UP / GP1
GPC1 PWRBTN#	UP / GPIO
GPC2 FLT_RST#	UP / GP1
GPC3 HMMT_HPD	UP / GP1
GPC4 EC_EXTSMI#	UP / GP1
GPC5 ME_WE#	UP / GPIO
GPC6 FAN0_detect	DN / GPIO
GPC7 FAN1_detect	DN / GPIO
GPC0 LID#	DN / GP1
GPC1 +1.2VS_ON	DN / GP1
GPC2 PWR_USB#	DN / GPIO
GPC3 EXT_WIFI_ON	DN / GPIO
GPC4 PWRSW	UP / GP1
GPC5 LVDS_VIN	DN / GPIO
GPC6 WLAN_ON	DN / GPIO
GPC7 AMP_MUTE#	UP / GPIO
GPC0 DGPU_EN_EC	UP / GPIO
GPC1 PCH_PWRCK	UP / GP1
GPC2 BT_ON	UP / GPIO
GPC3 Q_key#	UP / GP1
GPC4 TP_CLK	UP / GP1
GPC5 TP_DATA	UP / GP1
GPC6 EC_PECI	UP / GP1
GPC7 RUN_ON	UP / GP1
GPC0 PANEL_3.3V_ON	Z / GPIO
GPC1 Reserved for AC remon	DN/GPIO/ID7
GPC2 CPUCORE_ON	Z / GPIO
GPC6 WEBCAM_ON/SUS_ON	Z / GPIO
GPC0 PM_CLKRUN#	DN/GP1/ID0
GPC1 PCH_BL_EN	DN/GPIO/ID1
GPC2 ID_DET	DN/GP1/ID2
GPC3 DGPU_EN_EC_Keep	DN/GP1/ID3
GPC4 Dgpu_RST_EC#	DN/GP1/ID4
GPC5 HYB_ON#	DN/GP1/ID5
GPC6 Clear_CMOS	DN/GP1/ID6
GP10 Boost_FAN_EN	/GPIO/5
GP11 EC_OVERT_NVDD#	/GPIO/5
GP12 PCIE_WAKE#/Dgpu_RST_EC/GP3/5	/GPIO/5
GP13 FAN_enable1	/GPIO/5
GP14 BAT_I	/GPIO/5
GP15 BATT_TEMP	/GPIO/5
GP16 Iadapter_I_bat	/GPIO/5
GP17 BAT_V	/GPIO/5
GP20 EC_BL_ON	/GPIO/5
GP21 EC_PROCHOT	/GPIO/5
GP22 FAN_CTRL0	/GPIO/5
GP23 BATT_VA_OFF#	/GPIO/5
GP24 FAN_CTRL1	/GPIO/5
GP25 CHG_REF	/GPIO/5
GP20 LFC_AD0	/GPIO/5
GP21 LFC_AD1	/GPIO/5
GP22 LFC_AD2	/GPIO/5
GP23 LFC_AD3	/GPIO/5
GP24 CLK_EC_LPC	/GPIO/5
GP25 LPC_FRAME#	/GPIO/5
GP26 INT_SERIRQ	/GPIO/5

SMBUS BLOCK









Table 2-13. PCI Express\* Bifurcation and Lane Reversal Mapping


Bifurcation	Link Width			CFG Signals			Lanes															
	0:1:0	0:1:1	0:1:2	CFG [6]	CFG [5]	CFG [2]	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1x16	x16	N/A	N/A	1	1	1	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1x16 Reversed	x16	N/A	N/A	1	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
2x8	x8	x8	N/A	1	0	1	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
2x8 Reversed	x8	x8	N/A	1	0	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
1x8+2x4	x8	x4	x4	0	0	1	0	1	2	3	4	5	6	7	0	1	2	3	0	1	2	3
1x8+2x4 Reversed	x8	x4	x4	0	0	0	3	2	1	0	3	2	1	0	7	6	5	4	3	2	1	0

Tong Fang(Suzhou)	
同方国际信息技术有限公司	
Export Processing Zone, No. 200 Central SuHong Road	
Suzhou Industrial Park, China	
TEL: 0512-62829228	
<OrgAddr>	
Title	
CPU CFL-H : PEG/DMI	
Size	Document Number
B	GK5CN6X
Date:	Tuesday, January 16, 2018
Sheet	7 of 72
Rev	V A





 <b>Tong Fang(Suzhou)</b> Export Processing Zong, No. 200 Cenrtal SuHong Road Suzhou Industrial Park, China TEL: 0512-62829228 <OrgAddr4>		Title	
		<b>CPU CFL-H : DDI/EDP</b>	
Size A	Document Number <b>GK5CN6X</b>		Rev V A
Date:	Tuesday, January 16, 2018	Sheet	8 of 72







Intel recommends placing test points on the board for CFG pins.






- **CFG[0]:** Stall reset sequence after PCU PLL lock until de-asserted:
  - 1 = (Default) Normal Operation; No stall.
  - 0 = Stall.
- **CFG[1]:** Reserved configuration lane.
- **CFG[2]:** PCI Express\* Static x16 Lane Numbering Reversal.
  - 1 = Normal operation
  - 0 = Lane numbers reversed.
- **CFG[3]:** Reserved configuration lane.
- **CFG[4]:** eDP enable:
  - 1 = Disabled.
  - 0 = Enabled.
- **CFG[6:5]:** PCI Express\* Bifurcation
  - 00 = 1 x8, 2 x4 PCI Express\*
  - 01 = reserved
  - 10 = 2 x8 PCI Express\*
  - 11 = 1 x16 PCI Express\*
- **CFG[7]:** PEG Training:
  - 1 = (default) PEG Train immediately following RESET# de assertion.
  - 0 = PEG Wait for BIOS for training.
- **CFG[19:8]:** Reserved configuration lanes.





<b>Tong Fang(Suzhou)</b> 同方国际信息技术有限公司 Export Processing Zong.No.200 Cenrtal SuHong Road Suzhou Industrial Park,China TEL:0512-62829228 <OrgAddr>			
Title <b>CPU CFL-H: MISC/CLK/JTAG/CFG</b>			
Size B	Document Number	Rev V A	
	<b>GK5CN6X</b>		
Date: Tuesday, January 16, 2018	Sheet	9	of 72















571391\_CFL\_PDG\_V0.71  
VCCGT  
Under CPU  
10 x 0402 10uF  
12 x 0201 1uF  
Near CPU  
3 x 0805 47uF  
7 x 0603 22uF





571391_CFL_PDQ_V0.71	
VCCSA	VCCST
Under CPU	Under CPU
7 x 0402 10uF	1 x 0201 1uF
1 x 0201 1uF	
Near CPU	VCCSTG
2 x 0805 47uF	Under CPU
2 x 0603 22uF	1 x 0201 1uF
VDDQ	VCCPLL
Under CPU	Under CPU
4 x 0603 22uF	1 x 0201 1uF
11 x 0402 10uF	
VCCIO	VCCPLL_OC
Under CPU	Under CPU
3 x 0402 10uF	2 x 0201 1uF
3 x 0402 N/A	



Tong Fang(Suzhou)	
同方国际信息技术有限公司	
Export Processing Zone, No.200 Central SuHong Road	
Suzhou Industrial Park, China	
TEL: 0512-62829228 <OrgAddr>	
Title	
CPU CFL-H : VCCSA/VCCIO/VDDQ	
Size	Document Number
B	GK5CN6X
Date:	Tuesday, January 16, 2018
Sheet	13 of 72
Rev	V A


5

4

3

2

1




 同方国际信息技术有限公司

Tong Fang(Suzhou)  
Export Processing Zong, No.200 Cenrtal SuHong Road  
Suzhou Industrial Park, China  
TEL:0512-62829228 <OrgAddr4>


Title <b>CPU CFL-H : TRIG/RSVD</b>		
Size B	Document Number <b>GK5CN6X</b>	Rev V A
Date: Tuesday, January 16, 2018		Sheet 14 of 72

BBS_BIT0 - BIOS BOOT STRAP BIT 0		
BOOT BIOS STRAP		
BBS_BIT1	BBS_BIT0	BOOT BIOS LOCATION
0	0	LPC
0	1	RESERVED(NAND)
1	0	
1	1	SPI





 <b>Tong Fang(Suzhou)</b> 同方国际信息技术有限公司 Export Processing Zone, No. 200 Central SuHong Road Suzhou Industrial Park, China TEL: 0512-62829228 <OrgAddr4>		Title	
		<b>PCH CFL-H : SPI</b>	
Size A	Document Number <b>GK5CN6X</b>		Rev V A
Date:	Tuesday, January 16, 2018	Sheet	15 of 72

















**Tong Fang(Suzhou)**  
Export Processing Zong, No. 200 Cenrtal SuHong Road  
Suzhou Industrial Park, China  
TEL: 0512-62829228 <OrgAddr4>

Title

**PCH CFL-H : DDI CONTROL**


Size  
A

Document Number  
**GK5CN6X**

Rev  
V A


Date: Tuesday, January 16, 2018

Sheet 19 of 72




USB3.0 Configuration Table	
USB3_1	TYPE-C
USB3_2	N/A
USB3_3	TYPE-C
USB3_4	N/A
USB3_5	USB3.0 Port2
USB3_6	USB3.0 Port1
USB3_7	N/A
USB3_8	N/A
USB3_9	No Function
USB3_10	No Function



Change +3.3V to 3VS in order to prevent leakage to +3.3V under S3  
RC\_IN : VSTBY power plane in EC



<b>Tong Fang(Suzhou)</b> Export Processing Zong, No.200 Central SuHong Road Suzhou Industrial Park, China TEL: 0512-62829228 <OrgAddr4>	
Title	
PCH CFL-H : USB3.0/LPC	
Size	Document Number
Custom	GK5CN6X
Date:	Tuesday, January 16, 2018
Sheet	20 of 72
Rev	V A



GPP_B22/GSPI1_MOSI (IPD)	Boot BIOS Strap Bit	GPP_B18/GSPI0_MOSI (IPD)	No Reboot
0(weak internal pull down)	SPI	0	Disable "No Reboot " mode. (Default)
1	LPC	1	Enable "No Reboot " mode






**Tong Fang(Suzhou)**


Export Processing Zong.No.200 Cenrtal SuHong Road  
Suzhou Industrial Park,China  
TEL:0512-62829228 <OrgAddr>

Title <b>PCH CFL-H:GSPI/UART/I2C/CNVI</b>		
Size B	Document Number <b>GK5CN6X</b>	Rev V A
Date: Tuesday, January 16, 2018	Sheet 22	of 72








 同方国际信息技术有限公司		Tong Fang(Suzhou) Export Processing Zong,No.200 Central SuHong Road Suzhou Industrial Park,China TEL:0512-62829228 <OrgAddr4>	
Title <b>PCH CFL-H : GND/RSVD</b>			
Size Custom	Document Number <b>GK5CN6X</b>		Rev V A
Date:	Tuesday, January 16, 2018	Sheet	24 of 72

















## Type A USB3.1









SATA-HDD






M.2 WIFI



WLAN




M.2 SSD









## CODEC ALC269Q





# EXT MIC / EXT LINE IN / EXT USB JACK



## FAN CONTROLLER 0


## FAN CONTROLLER 1




**Tong Fang(Suzhou)**  
 同方国际信息技术有限公司  
 Export Processing Zone, No.200 Central SuHong Road  
 Suzhou Industrial Park, China  
 TEL:0512-62829228 <OrgAddri4>

Title		EXT_AUDIO/EXT_USB/FAN	
Size	Document Number	Rev	
B	GK5CN6X	V A	
Date:	Tuesday, January 16, 2018	Sheet	35 of 72


## EXT USB2.0 DB



## UART debug port




## LPC debug port




 <b>Tong Fang(Suzhou)</b> Export Processing Zong, No. 200 Cenrtal SuHong Road Suzhou Industrial Park, China TEL: 0512-62829228 <OrgAddr4>	
Title	
EXT USB3.0	
Size A	Document Number
	GK5CN6X
Date:	Tuesday, January 16, 2018
Sheet	36 of 72
Rev	V A


Touch Pad



USB3.1 with Type-C Port





Click-pad




**Tong Fang(Suzhou)**  
同方国际信息技术有限公司  
Export Processing Zong.No.200 Cenrtal SuHong Road  
Suzhou Industrial Park,China  
TEL:0512-62829228 <OrgAddr>

Title		
TP/USB/TYPEC		
Size	Document Number	Rev
B	GK5CN6X	V A
Date:	Tuesday, January 16, 2018	Sheet 37 of 72




# Battery Voltage Detect




17.6V->BAT\_V=2.2V  
 16.8V->BAT\_V=2.1V  
 13.2V->BAT\_V=1.65V  
 12.6V->BAT\_V=1.575V  
 9.0V->BAT\_V=1.125V

# Charge / Discharge Detect




BAT\_I  
 2.0052V  
 1.8418V  
 1.7581V  
 1.6744V  
 1.5907V  
 1.507V  
 1.3396V  
 1.1722V  
 1.0048V  
 0.8374V

DC IN




EMB20NP3V  
ID=-13A TC=100 deg  
Ipulse=-72A  
Avalanche=-10A  
9watt 1ms  
15Watt 0.1ms

Discharge Resistor




HIGH-SPEED CAP





Vinafix.com

Vinafix.com

PCB HOLE





THERMAL HOLE



Tong Fang(Suzhou) Export Processing Zong.No.200 Cenrtal SuHong Road Suzhou Industrial Park,China TEL:0512-62829228 <OrgAddr>			
Title DC IN/TPM/D-Resis/HOLE			
Size B	Document Number GK5CN6X		Rev V A
Date:	Tuesday, January 16, 2018	Sheet 39	of 72


## 5VAL Converter



 <b>同方国际信息技术有限公司</b>		<b>Tong Fang(Suzhou)</b> Export Processing Zone, No.200 Central SuHong Road Suzhou Industrial Park, China TEL:0512-62823228      <OrgAddr>	
<b>Title</b> <b>+5VA/+3.3VA</b>			
<b>Size B</b>	<b>Document Number</b> <b>                    GK5CN6X</b>		<b>Rev</b> <b>          V A</b>
<b>Date:</b> <b>Thursday, January 18, 2018</b>		<b>Sheet</b> <b>40</b> <b>of</b> <b>72</b>	









<b>Tong Fang(Suzhou)</b> 同方国际信息技术有限公司 Export Processing Zong.No.200 Cenrtal SuHong Road Suzhou Industrial Park,China TEL:0512-62829228 <OrgAddr>			
Title <b>VCC SW</b>			
Size B	Document Number <b>GK5CN6X</b>		Rev V A
Date: Friday, January 19, 2018	Sheet 42	of 72	

1.2VS/VTT/2.5VS







VCCCORE

VCORE:0.55~1.52V Vboot:0V  
Core: Iccmax=68A  
Core: TDC=50A  
FSW:600KHz  
di(IccMax transient):58A  
dt(Slew time for the di step):65ns  
IMVP8 Domain Address HEX:00h  
LL:1.8m ohm

High side  
Rds(on) TYP:10.5mohm  
Low side  
Rds(on) TYP:3.7mohm  
MP86910B  
ITDC:20A  
ICCMAX:35A



**Tong Fang(Suzhou)**


同方国际信息技术有限公司  
Export Processing Zone, No.200 Central Suzhou Road  
Suzhou Industrial Park, China  
TEL:0512-62829228 <OrgAddri4>

Title		<b>VCORE</b>	
Size	Document Number	Rev	
B	<b>GK5CN6X</b>	V A	
Date:	Friday, January 19, 2018	Sheet	45 of 72

# VCCGT

VGT:0.55V~1.52V Vboot:0V  
GT: Iccmax=55A  
GT: TDC=25A  
FSW:600KHz  
di(IccMax transient):39A  
dt(Slew time for the di step):65ns  
IMVP8 Domain Address HEX:01h  
LL:2.65m ohm


High side  
Rds(on) TYP:10.5mohm  
Low side  
Rds(on) TYP:3.7mohm  
MP86910B  
ITDC:20A  
ICCMAX:35A




# VCCSA

VCCSA:0.55~1.52V Vboot:1.05V  
VCCSA: Iccmax=11.1A  
VCCSA: TDC=10A  
FSW:600KHz  
di(IccMax transient):3A  
dt(Slew time for the di step):200ns  
IMVP8 Domain Address HEX:02h  
LL:10m ohm

High side  
Rds(on) TYP:19.5mohm  
Low side  
Rds(on) TYP:7.9mohm  
MP86901A  
ITDC:12A  
ICCMAX:25A



 同方国际信息技术有限公司		<b>Tong Fang(Suzhou)</b> Export Processing Zong.No.200 Cenrtal SuHong Suzhou Industrial Park, China TEL:0512-62829228 <OrgAddr4>	
Title <b>NV-PCIE</b>			
Size Custom	Document Number <b>GK5CN6X</b>		Rev V A
Date:	Tuesday, January 16, 2018	Sheet 46 of 72	

21  
21

CLK\_PCIE\_GFX\_DP  
CLK\_PCIE\_GFX\_DN

7  
7

PEG\_RXP15  
PEG\_RXN15

7  
7

PEG\_TXP15  
PEG\_TXN15

7  
7

PEG\_RXP14  
PEG\_RXN14

7  
7

PEG\_TXP14  
PEG\_TXN14

7  
7

PEG\_RXP13  
PEG\_RXN13

7  
7

PEG\_TXP13  
PEG\_TXN13

7  
7

PEG\_RXP12  
PEG\_RXN12

7  
7

PEG\_TXP12  
PEG\_TXN12

7  
7

PEG\_RXP11  
PEG\_RXN11

7  
7

PEG\_TXP11  
PEG\_TXN11

7  
7

PEG\_RXP10  
PEG\_RXN10

7  
7

PEG\_TXP10  
PEG\_TXN10

7  
7

PEG\_RXP9  
PEG\_RXN9

7  
7

PEG\_TXP9  
PEG\_TXN9

7  
7

PEG\_RXP8  
PEG\_RXN8

7  
7

PEG\_TXP8  
PEG\_TXN8

7  
7

PEG\_RXP7  
PEG\_RXN7

7  
7

PEG\_TXP7  
PEG\_TXN7

7  
7

PEG\_RXP6  
PEG\_RXN6

7  
7

PEG\_TXP6  
PEG\_TXN6

7  
7

PEG\_RXP5  
PEG\_RXN5

7  
7

PEG\_TXP5  
PEG\_TXN5

7  
7

PEG\_RXP4  
PEG\_RXN4

7  
7

PEG\_TXP4  
PEG\_TXN4

7  
7

PEG\_RXP3  
PEG\_RXN3

7  
7

PEG\_TXP3  
PEG\_TXN3

7  
7

PEG\_RXP2  
PEG\_RXN2

7  
7

PEG\_TXP2  
PEG\_TXN2

7  
7

PEG\_RXP1  
PEG\_RXN1

7  
7

PEG\_TXP1  
PEG\_TXN1

7  
7

PEG\_RXP0  
PEG\_RXN0

7  
7

PEG\_TXP0  
PEG\_TXN0

7  
7

PEX\_RST#

PEX\_CLKREQ#

CLK\_PCIE\_GFX\_DP

CLK\_PCIE\_GFX\_DN

CLK\_PCIE\_GFX\_DP

CLK\_PCIE\_GFX\_DN

C1224

22U-10-04R-K

DGPU\_PEX\_TXP\_0

DGPU\_PEX\_TXN\_0

BL26

PEX\_TX0

PEX\_TX0

C1515

22U-10-04R-K

DGPU\_PEX\_RXP\_0

DGPU\_PEX\_RXN\_0

BL27

PEX\_RX0

PEX\_RX0

C1228

22U-10-04R-K

DGPU\_PEX\_TXP\_1

DGPU\_PEX\_TXN\_1

BF26

PEX\_TX1

PEX\_TX1

C1514

22U-10-04R-K

DGPU\_PEX\_RXP\_1

DGPU\_PEX\_RXN\_1

BE29

PEX\_RX1

PEX\_RX1

C1513

22U-10-04R-K

DGPU\_PEX\_TXP\_2

DGPU\_PEX\_TXN\_2

BF27

PEX\_TX2

PEX\_TX2

C1225

22U-10-04R-K

DGPU\_PEX\_RXP\_2

DGPU\_PEX\_RXN\_2

BE27

PEX\_RX2

PEX\_RX2

C1511

22U-10-04R-K

DGPU\_PEX\_TXP\_2

DGPU\_PEX\_TXN\_2

BM29

PEX\_RX2

PEX\_RX2

C1512

22U-10-04R-K

DGPU\_PEX\_RXP\_2

DGPU\_PEX\_RXN\_2

BM39

PEX\_RX2

PEX\_RX2

C2880

22U-10-04R-K

DGPU\_PEX\_TXP\_3

DGPU\_PEX\_TXN\_3

BF29

PEX\_TX3

PEX\_TX3

C2879

22U-10-04R-K

DGPU\_PEX\_RXP\_3

DGPU\_PEX\_RXN\_3

BE30

PEX\_RX3

PEX\_RX3

C1509

22U-10-04R-K

DGPU\_PEX\_TXP\_3

DGPU\_PEX\_TXN\_3

BL30

PEX\_RX3

PEX\_RX3

C1510

22U-10-04R-K

DGPU\_PEX\_RXP\_3

DGPU\_PEX\_RXN\_3

BK30

PEX\_RX3

PEX\_RX3

C853

22U-10-04R-K

DGPU\_PEX\_TXP\_4

DGPU\_PEX\_TXN\_4

BF29

PEX\_TX4

PEX\_TX4

C855

22U-10-04R-K

DGPU\_PEX\_RXP\_4

DGPU\_PEX\_RXN\_4

BE29

PEX\_RX4

PEX\_RX4

C1507

22U-10-04R-K

DGPU\_PEX\_TXP\_4

DGPU\_PEX\_TXN\_4

BK32

PEX\_RX4

PEX\_RX4

C1491

22U-10-04R-K

DGPU\_PEX\_RXP\_4

DGPU\_PEX\_RXN\_4

BL33

PEX\_RX4

PEX\_RX4

C854

22U-10-04R-K

DGPU\_PEX\_TXP\_5

DGPU\_PEX\_TXN\_5

BF30

PEX\_TX5

PEX\_TX5

C853

22U-10-04R-K

DGPU\_PEX\_RXP\_5

DGPU\_PEX\_RXN\_5

BG30

PEX\_TX5

PEX\_TX5

C1506

22U-10-04R-K

DGPU\_PEX\_TXP\_5

DGPU\_PEX\_TXN\_5

BM32

PEX\_RX5

PEX\_RX5

C1490

22U-10-04R-K

DGPU\_PEX\_RXP\_5

DGPU\_PEX\_RXN\_5

BM33

PEX\_RX5

PEX\_RX5

C846

22U-10-04R-K

DGPU\_PEX\_TXP\_6

DGPU\_PEX\_TXN\_6

BG32

PEX\_TX6

PEX\_TX6

C851

22U-10-04R-K

DGPU\_PEX\_RXP\_6

DGPU\_PEX\_RXN\_6

BH32

PEX\_TX6

PEX\_TX6

C1505

22U-10-04R-K

DGPU\_PEX\_TXP\_6

DGPU\_PEX\_TXN\_6

BL33

PEX\_RX6

PEX\_RX6

C1489

22U-10-04R-K

DGPU\_PEX\_RXP\_6

DGPU\_PEX\_RXN\_6

BK33

PEX\_RX6

PEX\_RX6

C848

22U-10-04R-K

DGPU\_PEX\_TXP\_7

DGPU\_PEX\_TXN\_7

BF32

PEX\_TX7

PEX\_TX7

C847

22U-10-04R-K

DGPU\_PEX\_RXP\_7

DGPU\_PEX\_RXN\_7

BE32

PEX\_RX7

PEX\_RX7

C1504

22U-10-04R-K

DGPU\_PEX\_TXP\_7

DGPU\_PEX\_TXN\_7

BK35

PEX\_RX7

PEX\_RX7

C1488

22U-10-04R-K

DGPU\_PEX\_RXP\_7

DGPU\_PEX\_RXN\_7

BL36

PEX\_RX7

PEX\_RX7

C832

22U-10-04R-K

DGPU\_PEX\_TXP\_8

DGPU\_PEX\_TXN\_8

BF33

PEX\_TX8

PEX\_TX8

C834

22U-10-04R-K

DGPU\_PEX\_RXP\_8

DGPU\_PEX\_RXN\_8

BG33

PEX\_TX8

PEX\_TX8

C1499

22U-10-04R-K

DGPU\_PEX\_TXP\_8

DGPU\_PEX\_TXN\_8

BM35

PEX\_RX8

PEX\_RX8

C1483

22U-10-04R-K

DGPU\_PEX\_RXP\_8

DGPU\_PEX\_RXN\_8

BM36

PEX\_RX8

PEX\_RX8

C830

22U-10-04R-K

DGPU\_PEX\_TXP\_9

DGPU\_PEX\_TXN\_9

BG35

PEX\_TX9

PEX\_TX9

C833

22U-10-04R-K


DGPU\_PEX\_RXP\_9

DGPU\_PEX\_RXN\_9

BH35

























Hardware Design Guide Page282:  
For IFPA/B/C/D/E/F  
If an IFP link is not used, it should be NC  
including power rail and signal and references  
associated with LINKX











Voltage (V)			
LEVEL	Min	Normal	Max
H	1.5	1.8	1.854
M	0.5	0.9	1.3
L	0	0	0.3
Invalid	1.3V<pin voltage<1.5V		
	0.3V<pin voltage<0.5V		


Based on RVL\_07916\_001\_V10 JUNE 2017

GDDR5						
Density	Vendor	Part Number	Strap	Strap 2	Strap 1	Strap 0
8Gb	Samsung	K4G80325FB-HC25 B-die	0X0	L	L	L
8Gb	Micron	MT51J256M32HF-80:A A-die	0X1	L	L	H
8Gb	Hynix	H5GQ8H24MJR-R4C M-die	0X2	L	H	L
4Gb	Samsung	K4G41325FE-HC25 E-die	0X7	H	H	H
4Gb	Hynix	H5GQ4H24AJR-R4C A-die	0X6	H	H	L
4Gb	Micron					

TOTAL LINK	TOTAL EN AUDIO	ROW INDEX
4	4	15
3	3	14
2	2	12
3	2	12
4	3	13

ROW INDEX	STRAP PIN			
	ROM	SCROM	SIROM	SCLK
15	L	L	L	L
14	L	L	L	H
13	L	H	L	L
12	L	H	H	H
11	H	L	L	L
10	H	L	H	H
8	H	H	H	H
0	H	H	H	M

Display Link 15




Strap5,4,3 LLH


1:SMB\_ALT\_ADDR ENABLE  
0:SMB\_ALT\_ADDR DISABLE

1:DEVID\_SEL REBRAND  
0:DEVID\_SEL ORIGNAL

1:PCIE\_CFG LOW POWER  
0:PCIE\_CFG HIGH POWER

1:VGA\_DEVICE ENABLE  
0:VGA\_DEVICE DISABLE





Tong Fang(Suzhou)

同方国际信息技术有限公司

Export Processing Zong,No.200 Central SuHong Road

Suzhou Industrial Park,China

TEL:0512-62829228 <OrgAddr4>

Title

STRAP

Size A







Document Number

GK5CN6X




Rev VA

Date: Tuesday, January 16, 2018


Sheet 58 of 72










Maximum VRAM case Temp is 85 celcius degree




# MEM\_FBC[31\_0]




Mirrored: Pull high to VDDQ  
Normal: GND




Around GDDR5  
1u x10  
10u x6  
22u x5



Under GDDR5  
1u x 8







[illegible]



# PEX\_VDD Converter




# 1V8\_AON/1V8\_MAIN



PSI	Mode
1.8V	Multi phase CCM
1.2V	Multi phase DCM
0.6V	Single-Phase CCM
0	Single-Phase DCM


VEN\_L<=0.6V  
VEN\_H>=1.2V








FBVDDQ\_MEM




**Tong Fang(Suzhou)**

同方国际信息技术有限公司

Export Processing Zone, No.200 Central SuHong Road  
Suzhou Industrial Park, China  
TEL:0512-62829228 <OrgAddr4>

Title		
DGPU FBVDDQ_MEM		
Size	Document Number	Rev
B	GK5CN6X	V A
Date:	Friday, January 19, 2018	Sheet 70 of 72

## POWER SEQUENCE



POWER UP sequence is required: +1.8V\_AON->+1.8V\_MAIN->+NVVDD->+NVVDDS/+1.0V\_PEX\_DVDD->+1.5V\_FBVDDQ\_MEM

1. The ramp time for any rail must be more than 40us and is recommended to be less than 2ms.
2. t1 From +1.8V\_MAIN\_EN to +1.0V\_PEX\_DVDD/+NVVDD\_PGOOD must NOT exceed 4ms.
3. The ramp-up overshoot should not exceed the silicon reliability limit voltage
4. Power up +NVVDD must be 90% before +1.0V+PEX\_DVDD and NVVDDS can start ramp up.
5. Power up +1.8V\_AON must be 90% before 3.3V ramp up.
6. All 3.3V devices that connect to the GPU must be powered after +1.8V\_AON ; GPU can't have any 3.3V leakage path before +1.8V\_AON present.
7. The propagation delay between +1.8V\_MAIN\_EN and the NVVDD\_EN pin needs to be less than 300us during both power up and power down.

POWER DOWN sequence is required

1. +NVVDDS/+1.0V\_PEX\_DVDD must ramp down before NVVDD.
2. All other power rails can ramp down together with NVVDD.
3. +1.8V\_MAIN must power down after NVVDD power down
3. The propagation delay between +1.8V\_MAIN\_EN and the NVVDD\_EN pin needs to be less than 300us during both power up and power down.
4. All 3.3V devices that connect to the GPU must be ramp down before +1.8V\_AON; GPU can't have any 3.3V leakage path after +1.8V\_AON and +1.8V\_MAIN power down.
5. Power down NVVDDS and +1.0V\_PEX\_DVDD must be less than 10% before NVVDD can start ramp down.
6. Power down 3.3V must be less than 10% before +1.8V\_AON can start ramp down.

<b>Tong Fang(Suzhou)</b>	
同方国际信息技术有限公司 Export Processing Zone No.200 Central Suzhou Road Suzhou Industrial Park, China TEL: 0512-82828228 <0>00000000	
Title <b>DGPU POWER SEQUENCING</b>	
Size C	Document Number <b>GK6CN6X</b> Rev VA
Date: Tuesday, January 16, 2018 Sheet 71 of 72	



20170916  
FB\_EH\_GC6\_PCH from GPP\_K0 to GPP\_K10  
P17 remove pull low  
P22 remove pull high




- 20171010
- 1、删除Mini DP，HPD diode
  - 2、增加RJ45，transform
  - 3、修改成GJ power 小板
  - 4、修改成GJ USB2.0小板
  - 5、修改成GJ Audio小板
  - 6、增加led
  - 7、增加power SW
  - 8、将wlan led GPIO改成ID\_det
  - 9、增加USB3.0x2 on borad
  - 10、增加usb2.0x3
  - 11、增加LID线路
  - 12、增加Q-key1 SWx2
  - 13、修改DDR CN1、CN11 footprint
  - 14、删除hole H7、H9、H22
  - 15、删除PQ45、C1430
  - 16、修改USB3
  - 17、修改HDMI、type-c footprint
  - 18、增加H7、H9，删除H26
  - 19、增加c4117、c4118、c4119、c4120、c4121
  - 20、更新HDMI、type-c footprint
  - 21、更新c4117、c4118、c4119、c4120、c4121 footprint
  - 22、更新cn14、cn9 footprint
  - 23、更新cn12、cn34 footprint
  - 24、更新m.2、mini、bat conn footprint
  - 25、更改GPIO扣，chg-o-led变成tp led; fanboost变成 c cover
  - 26、更新SW6、led1、led2、led4、cn41、cn19、cn42、sw1、sw2、sw3、cn30、cn17、cn18等footprint
  - 27、修改AUX-off线路
  - 28、增加GPE1为VRA-PE
  - 29、修改PCE5、PCE6电容为.1u
  - 30、修改RJ45 pin number
  - 31、删除H9，L24、L25、L26、L27垂直swap
  - 32、修改L3，L10，L11，L28，L43的value footprint
  - 33、删除NVDD和NVDDS co-lay
  - 34、增加EC lanwake
  - 35、lanwake和wlanwake softstart
  - 36、更改gpio lanwake
  - 37、增加c1453、c1439、c1449、c1459
  - 38、C3990，C3991的value改成22U-6.3-06R-M，footprint： M-C0603
  - 39、更新c4117、c4118、c4119、c4120 footprint
  - 40、修改L12、L14、L15、L17
  - 41、修改PCIE5、6为14、15
  - 42、NVVDD\_EN改为NVVDDS\_PEX\_VDD\_EN
  - 43、修改NV strap pin
  - 44、增加IR318，HDMI HDP释放电
  - 45、GPU pull high GPIO9
  - 46、增加R1003，预留NVVDDS VID pull high
  - 47、增加C1430、C1473
  - 48、把NVVDD和NVVDDS桥接电阻改成JUMP
  - 49、增加C1460
  - 50、增加HDMI bead B3、B4、B5、B6、B8、B9、B11、B17
  - 51、修改NVVDD remote sense线路
  - 52、增加NVVDD、NVVDDS Power GOOD loopback线路

- 12/05
- 1、R555改成10K
  - 2、Del C2549
  - 3、C2552改成4700P
  - 4、R559改成2.7K
  - 5、R530改成118K
  - 6、R239改成4.7K
  - 7、C554改成4700P
  - 8、Del R944
  - 9、Add C676、C678、C679 Postcap
  - 10、删除靠近GPU Sense上拉下拉电阻
  - 11、88D1改成PCI821-24
  - 12、Add C1484、C1485、C1486、C1487、C1500、C1501、C1380、C1381、C1461、C1462、C1474、C1475---0603 footprint
  - 13、MP2949 +3.3VA上拉加100K电阻R324


- 12/06
- 1、修改EDP pin18为power
  - 2、删除AUX Off线路
  - 3、删除DCIN bead，改成FUSE
  - 4、将APL3523改成APE8910
  - 5、移除Webcam\_on，增加aux\_on
  - 6、将HDMI mos改成三极管
  - 7、Del NVDD Snubber
  - 8、将VRA\_BE pull high +3.3VA
  - 9、增加恒压控制线路，GPIO特定
  - 10、增加+3.3V\_LCD 电容
  - 11、将HDD con 22改成+5VHDD
  - 12、修改R194和R187为1k，且修改阻值
  - 13、增加+5VA\_1u电容
  - 14、修改RTC 晶振电容为16p
  - 15、Syspwrok、pchpwrok、ramrat串1k电阻

- 12/08
- 1、修改USB port 5 3.1差分信号反接问题
  - 2、增加co-lay lanwake



+5VS



C cover light



# Light bar Control



Title		<Title>
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Tuesday, January 16, 2018	Sheet 73 of 73